

1 **TITLE OF THE INVENTION**2 **A VIDEO SIGNAL CONVERTING APPARATUS AND**
3 **A DISPLAY DEVICE HAVING THE SAME**4 **CLAIM OF PRIORITY**

5 This application makes reference to, incorporates the same herein, and claims all benefits
6 accruing under 35 U.S.C. §119 from two applications entitled *A Video Signal Converting Apparatus*
7 and *a Display Device Having the Same* earlier filed in the Korean Industrial Property Office on 17
8 April 1996 and 10 December 1996, and there duly assigned Serial No. 96-11554 and 96-64026,
9 respectively, by that Office.

10 **BACKGROUND OF THE INVENTION**11 **Field of the Invention**

12 The present invention relates to an apparatus for converting a low-resolution signal applied
13 from a host into a video signal having different-resolution, and a display device having the same.

14 **Background Art**

15 Display devices, such as a liquid crystal display (LCD) device and plasma display device, have
16 a plurality of pixels for displaying an image, wherein the pixel brightness is controlled in accordance
17 with video information provided from a host.

1 An exemplary active matrix LCD device, which is provided with an LCD control unit and an
2 LCD panel, displays an image on the screen of the LCD panel in a such manner that pixels are turned
3 on/off by means of switching elements corresponding respectively to the pixels. The LCD control
4 unit converts analog color signals from a host (e.g., a personal computer) into digital RGB color
5 signals and generates a horizontal output signal, a vertical output signal and a dot (*i.e.*, pixel) clock
6 signal in response to horizontal synchronization signals and vertical synchronization signals from the
7 host. The LCD panel has an LCD driving unit therein. The digital RGB color signals, dot clock
8 signal, horizontal output signals and vertical output signals, which are provided from the LCD control
9 unit, are supplied to the LCD driving circuit incorporated in the LCD panel.

10 An exemplary LCD control unit, which is provided to control the LCD panel, has a phase
11 locked loop (PLL) circuit and an analog-to-digital converter (ADC). When the PLL circuit receives
12 a horizontal synchronization signal, it generates a horizontal output signal and a dot clock signal.
13 Also the ADC circuit converts analog color signals of R (red), G (green) and B (blue) from the host
14 into digital color signals of R, G and B, respectively, which are supplied to the LCD driving circuit.
15 The horizontal output signal Hout is produced from the horizontal synchronization signal, and the
16 frequency of the horizontal output signal is equal to that of the horizontal synchronization signal.
17 Meanwhile, the polarity of the horizontal synchronization signal being fed to the PLL circuit may be
18 changed in accordance with the kinds of the host, and the PLL circuit outputs the horizontal output
19 signal having a predetermined polarity. For example, in the LCD device having the driving circuit
20 which is operated in synchronization with the horizontal output signal having negative polarity, even

1 though the horizontal synchronization signal of positive polarity from the host is supplied to the PLL
2 circuit in the LCD device, the PLL circuit supplies the horizontal output signal of negative polarity
3 for the LCD driving circuit. The PLL circuit, as well known in the art, has a phase detector, a voltage
4 controlled oscillator (VCO), a divider, and an output generator.

5 In general, the exemplary LCD device embodies a single display mode, for example, Video
6 Graphics Array (VGA) mode, Super VGA (SVGA) mode or extended Graphics Array (XGA) mode.
7 Accordingly, if the VGA mode video signals of 640 X 480 active resolution are provided to the XGA
8 mode supporting LCD device having the active resolution of 1024 X 768, an image is displayed on
9 only a partial area of the LCD screen, and is not displayed on the screen's remaining area. If the
10 SVGA mode signals having the active resolution of 800 X 600 are also provided to the XGA LCD
11 device, the results are similar to the above case. Thus, one of several problems in the exemplary LCD
12 device, if low-resolution display mode signals from the host are fed to an LCD device capable of
13 supporting high-resolution display mode signals, is that an image is partially displayed on the LCD
14 screen.

15 **SUMMARY OF THE INVENTION**

16 It is therefore an object of the present invention to provide a video signal converting apparatus
17 which may convert a low-resolution video signal from a host into a different-resolution video signal
18 capable of being displayed on the entire screen of a high-resolution supporting display device.

19 It is another object to provide a display device in which, even though low-resolution display

1 mode signals from a host are provided to the display device, the low-resolution display mode signals
2 may be displayed on the entire screen thereof.

3 According to an aspect of the present invention, a liquid crystal display (LCD) device receives
4 horizontal and vertical synchronization signals and at least one analog video signal synchronized with
5 said horizontal video signal from a host and displays an image on a screen thereof. The LCD device
6 comprises a display mode discriminating means for discriminating a display mode supported by the
7 host in response to horizontal and vertical synchronization signals to generate first and second mode
8 signals and first, second, third and fourth data signals related to a discriminated display mode. A
9 clock generator generates first and second pixel clock signals in synchronization with the horizontal
10 synchronization signal, and the first and second pixel clock signals have frequencies corresponding
11 to first and second data signals, respectively. The pulse number of the first pixel clock signal
12 corresponding to one horizontal line is equal to a value of the first data signal and the pulse number
13 of the second pixel clock signal corresponding to one horizontal line is equal to a value of the second
14 data signal. An analog-to-digital converter (ADC) converts at least one analog video signal into a
15 digital video signal in synchronization with the first pixel clock signal. A memory for storing the
16 digital video signal. A horizontal output generator for receiving third and fourth data signals in
17 response to the vertical synchronization signal and generating a horizontal output signal, the digital
18 video signal from the memory being in synchronization with the horizontal output signal, the pixel
19 number per one cycle of the horizontal output signal being equal to a value of the third data signal,
20 and the pixel number per a pulse width of the horizontal output signal being equal to a value of the

1 fourth data signal. And, a memory controller is provided to enable the digital video signals to be
2 stored in the memory in accordance with the mode signals, the horizontal synchronization signal and
3 the first pixel clock signal, and enable the digital video signals stored in the memory to be read from
4 the memory in accordance with the mode signals, the horizontal output signal and the second pixel
5 clock signal.

6 In the embodiment, the memory comprises first, second and third memory blocks
7 corresponding to R (red), G (green) and B (blue) data of the digital video signal, each of the memory
8 blocks having at least three line memories, each of which stores the corresponding digital R, G, B
9 video signal from a corresponding ADC and corresponding to one horizontal line, and first, second
10 and third multiplexers for selectively outputting data of the line memories of the corresponding
11 memory block in response to a data selection signal from the memory controller. The memory
12 controller comprises a flag generator for generating a plurality of flag signals indicative of the line
13 memories into or from, which the digital video signal is stored or read, a memory selector for
14 generating the first and second memory selection signals selecting the line memories in response to
15 the flag signals to block simultaneous read and write operations of each memory line, and a memory
16 operation control circuit for receiving the horizontal, and vertical synchronization signals and the first
17 and second pixel clock signals, and controlling an access operation to the memory by means of the
18 memory selector. The memory, the horizontal output generator and the memory controller are
19 constituted by a single chip.

1 According to another aspect of the present invention, a video signal converting apparatus is
2 provided to convert a first display signal of serial format into a second display signal of parallel
3 format. The converting apparatus comprises a circuit for detecting a first resolution signal indicative
4 of a resolution of the first display signal using horizontal and vertical synchronization, signals related
5 to the first display; a circuit for comparing the first resolution signal with a second resolution signal
6 indicative of a reference resolution; and a circuit for converting the first display signal into the second
7 resolution signal, if there is a difference between the first and the second resolution signals.

162410-26804330

8 According to a further aspect of the present invention, a display apparatus receives horizontal
9 and vertical synchronization signals, and a video signal of serial format synchronized with the
10 horizontal synchronization signal from a host, and displays an image on a screen composed of a
11 plurality of horizontal lines, each of which has a plurality of pixels. The display apparatus comprises
12 a circuit for detecting the pixel number corresponding to the video signal from the host using the
13 horizontal and vertical synchronization signals; means for comparing the pixel number with a
14 reference pixel number; and a circuit for sampling the video signal using a first frequency clock
15 generated in accordance with a difference between the pixel number and the reference pixel number
16 and a display for displaying the sampled video signal on the screen in synchronization with a second
17 frequency clock generated in accordance with the difference.

18 According to another aspect of the present invention, a video signal converting apparatus is
19 provided to convert an analog video signal into a digital video signal. The video signal converting

1 apparatus comprises a memory for storing the digital video signal. A horizontal output generator
2 receives first and second data signals in response to a vertical synchronization signal and generates
3 a horizontal output signal, the digital video signal being in synchronization with the horizontal output
4 signal. The pixel number per one cycle of the horizontal output signal is equal to a value of the first
5 data signal, and the pixel number per a pulse width of the horizontal output signal is equal to a value
6 of the second data signal; and a memory controller for enabling the digital video signal to be stored
7 in the memory.

8 **BRIEF DESCRIPTION OF THE DRAWINGS**

9 A more complete appreciation of the invention, and many of the attendant advantages thereof,
10 will be readily apparent as the same becomes better understood by reference to the following detailed
11 description when considered in conjunction with the accompanying drawings in which like reference
12 symbols indicate the same or similar components, wherein:

13 Fig. 1 is a schematic block diagram showing the construction of an exemplary active matrix
14 LCD (liquid crystal display) device;

15 Fig. 2 is a block diagram showing the circuit construction of an exemplary LCD control unit;

16 Fig. 3 is a diagram showing the image display area defined on the LCD screen by means of
17 an exemplary XGA mode supporting LCD control unit, when VGA signals are fed to the LCD
18 control unit;

19 Fig. 4 is a diagram showing the image display area defined on an LCD screen by means of a
20 novel XGA mode supporting LCD control unit according to the present invention., when VGA

1 signals are fed to the LCD control unit according to the principles of the present invention;

2 Fig. 5 is a block diagram showing the circuit construction of a novel video signal converting
3 apparatus according to the principles of the present invention;

4 Fig. 6 is a block diagram showing the circuit construction which are associated with memory
5 blocks shown in Fig. 5;

6 Fig. 7 is a detailed circuit diagram of an output selection circuit shown in Fig. 5;

7 Fig. 8 is a diagram showing the write and read operations of the line memories when VGA
8 mode signals are fed to the LCD control unit according to the principles of the present invention;

9 Fig. 9 is a diagram showing the operations of the line memories when SVGA mode signals
10 are fed to the LCD unit according to the principles of the present invention;

11 Fig. 10 is a detailed circuit diagram of the PLL circuit of the clock generator shown in Fig.
12 5;

13 Fig. 11 is a timing diagram for explaining the operation of the PLL circuit shown in Fig. 10;

14 Fig. 12 is a circuit diagram of the horizontal output generation circuit shown in Fig. 5;

15 Fig. 13 is a timing diagram of a vertical synchronization signal and a horizontal output signal
16 applied to the LCD control unit of Fig 5;

17 Fig. 14 is a circuit diagram of the flag circuit shown in Fig. 5;

18 Fig. 15 is a circuit diagram of the memory selection control circuit shown in Fig. 5;

19 Fig. 16 is a timing diagram for explaining the selecting operation of the line memory for the
20 read operation during the write operation according to the principles of the present invention; and

21 Fig. 17 is a circuit diagram of the memory operation control circuit shown in Fig. 6.

1 **DETAILED DESCRIPTION OF PREFERRED EMBODIMENT**

2 An exemplary active matrix LCD device, which is provided with an LCD control unit 20 and
3 an LCD panel 30 as shown in Fig. 1, displays an image on the screen of LCD panel 30 in a such
4 manner that pixels are turned on/off by means of switching elements corresponding respectively to
5 the pixels. LCD control unit 20 converts analog color signals from a host 10 (e.g., a personal
6 computer) into digital RGB color signals and generates a horizontal output signal Hout, a vertical
7 output signal Vout and a dot (i.e., pixel) clock signal Dclk in response to horizontal synchronization
8 signals Hsync and vertical synchronization signals Vsync from the host. LCD panel 30 has an LCD
9 driving unit 40 therein. The digital RGB color signals, dot clock signal Dclk, horizontal output signals
10 Hout and vertical output signals Vout, which are provided from LCD control unit 20, are supplied
11 to LCD driving circuit 40 incorporated in LCD panel 30.

12 Referring to Fig. 2, an exemplary LCD control unit 20, which is provided to control LCD
13 panel 30, has a phase locked loop (PLL) circuit 21 and an analog-to-digital converter (ADC) 22.
14 When PLL circuit 21 receives a horizontal synchronization signal Hsync, it generates a horizontal
15 output signal Hout and a dot clock signal Dclk. Also, ADC circuit 22 converts analog color signals
16 of R (red), G (green) and B (blue) from the host into digital color signals of R, G and B, respectively,
17 which are supplied to LCD driving circuit 40. Horizontal output signal Hout is produced from
18 horizontal synchronization signal Hsync, and the frequency of horizontal output signal Hout is equal
19 to that of horizontal synchronization signal Hsync. Meanwhile, the polarity of horizontal
20 synchronization signal Hsync being fed to PLL circuit 21 may be changed in accordance with the

1 kinds of the host, and PLL circuit 21 outputs horizontal output signal Hout having a predetermined
2 polarity. For example, in the exemplary LCD device having driving circuit 40 which is operated in
3 synchronization with horizontal output signal Hout having negative polarity, even though horizontal
4 synchronization signal Hsync of positive polarity from the host is supplied to PLL circuit 21 in the
5 LCD device, PLL circuit 21 supplies horizontal output signal Hout of negative polarity for LCD
6 driving circuit 40. PLL circuit 21, as well known in the art, has a phase sensor, a voltage controlled
7 oscillator (VCO), a divider, and an output generator.

8 In general, the exemplary LCD device embodies a single display mode, for example, Video
9 Graphics Array (VGA) mode, Super VGA (SVGA) mode or extended Graphics Array (XGA) mode.
10 Accordingly, if the VGA mode video signals of 640 X 480 active resolution are provided to the XGA.
11 mode supporting LCD device having the active resolution of 1024 X 768, an image is displayed on
12 only a partial area "A" of the LCD screen, and is not displayed on the remaining area "B", as shown
13 in Fig. 3. If the SVGA mode signals having the active resolution of 800 X 600 are also provided to
14 the XGA LCD device, the results are similar to the above case. Thus, one of several problems in the
15 exemplary LCD device, if low-resolution display mode signals from the host are fed to an LCD device
16 capable of supporting high-resolution display mode signals, is that an image is partially displayed on
17 the LCD screen.

18 It is assumed that a novel video signal converting apparatus according to the present invention
19 is connected with an XGA mode supporting LCD panel and VGA mode video signals are fed from

1 a host to the apparatus. The video signal converting apparatus then functions as an LCD controller.
2 With the apparatus, the frequency of the vertical synchronization signal Vsync is kept constant
3 therein, and the frequencies of a horizontal synchronization signal Hsync and a dot clock signal Dclk
4 are increasingly changed by 1.6 times to each input frequency, as shown by the below Table 1. As a
5 result, an image of VGA mode can be displayed on the whole screen of the LCD device leaving the
6 resolution of the XGA mode.

7
8 <Table 1>
9
10
11
12
13
14
15
16
17
18 *T01/20*

Before Conversion			After Conversion	
Resolution (dots X lines)	Horizontal Frequency (KHZ)	Vertical Frequency (Hz)	Horizontal Frequency (KHz)	Resolution (dots X lines)
640 X 350 (800 X 449)	31.50	70.0	50.40	1024 X 560 (1280 X 718)
640 X 480 (800 X 525)	31.50	60.0	50.40	1024 X 768 (1280 X 840)
640 X 400 (800 X 449)	31.50	70.0	50.40	1024 X 640 (1280 X 718)
640 X 350 (800 X 520)	37.87	72.8	60.59	1024 X 768 (1331 X 832)

19 In the above Table 1, the resolution represents the active resolution, the value in the
20 parentheses represents the total resolution.

21 As shown in the above Table 1, for example, the ratio of the resolution before conversion to
22 the resolution after conversion is 1:1.6, since the resolution of 640 X 480 is converted into 1024 X

1 768. With this conversion method, color signals of R, G and B corresponding to 5 lines are changed
2 into color signals corresponding to 8 lines.

3 Next, if the SVGA mode signals are fed to the LCD controller (i.e., the video signal
4 converter) according to this embodiment, the frequency of the vertical synchronization signal Vsync
5 is kept to be constant, and the frequency of the horizontal signal Hsync and that of the dot clock
6 signal Dclk is increased by 1.25 times to each input frequency, as shown in the below Table 2. As
7 a result, the image can be almost displayed in the resolution of the XGA mode on the LCD screen,
8 as shown in Fig. 4.

9 <Table 2>

Before Conversion			After Conversion	
Resolution (dots X lines)	Horizontal Frequency (KHz)	Vertical Frequency (Hz)	Horizontal Frequency (KHz)	Resolution (dots X lines)
800 X 600 (1024 X 625)	35.16	56.2	43.95	1000 X 750 (1280 X 781)
800 X 600 (1056 X 628)	37.88	60.3	47.35	1000 X 750 (1320 X 785)
800 X 600 (1056 X 628)	48.08	72.0	60.10	1000 X 750 (1320 X 785)

19 In the above Table 2, the resolution represents the active resolution, and the value in the
20 parentheses represents the total resolution.

21 The ratio of the resolution after conversion to the resolution before conversion may be 1:1.28.

1 As a matter of convenience for conversion, however, the ratio of the resolution before conversion to
2 the resolution after conversion is established to 1:1.25, since the resolution of 800 X 600 is
3 converted into the resolution of 1000 X 750, as shown in Table 2. In accordance with this
4 conversion process, color signals corresponding to 4 lines are converted into the color signals
5 corresponding to 5 lines.

6 Fig. 5 shows the circuit construction of the video signal converting apparatus which converts
7 the VGA or SVGA mode signals into XGA mode signals according to the present invention.

8 Referring to Fig. 5, the video signal converting apparatus comprises a microcomputer 100,
9 a clock generator 102, a horizontal output generator 108, a memory section 110, an analog-to-digital
10 (ADC) circuit 116 and a memory controller 118.

11 The horizontal signal Hsync and the vertical synchronization signal Vsync from the host are
12 provided to microcomputer 100. Microcomputer 100 discriminates the display mode supported by
13 the host (hereinafter, referred to as "host supporting display mode") by using horizontal signal Hsync
14 and vertical synchronization signal Vsync, and generates first and second mode display signals MD1
15 and MD2 which represent the results. If the host supporting display mode is a SVGA mode, first and
16 second mode display signals MD1 and MD2 of high level are fed from the microcomputer 100, and
17 if the host supporting display mode is a VGA mode, first mode display signal MD1 of low level and
18 second mode display signal MD2 of high level are fed from microcomputer 100. Also, when the host

1 supporting display mode is XGA mode, first mode display signal MD1 of low level and second mode
2 display signal MD2 of low level are fed from microcomputer 100. Microcomputer 100 also generates
3 two data signals, one of which is a first data signal TA indicative of the number of pixels (i.e., pixel
4 clocks) per cycle of horizontal output signal Hout being identical with the horizontal synchronization
5 signal for XGA mode and the other is a second data signal PW indicative of the number of pixels
6 corresponding to the pulse width of horizontal output signal Hout.

7 Besides the above signals, the microcomputer 100 generates two data signals, which, are used
8 to control write and read operations of the memory section 110, one of which is a data signal WPCN
9 indicative of the number of pixel clocks (i.e., the pixel clock number per one horizontal line according
10 to the resolution of the detected host display mode) required to write video information of one
11 horizontal line in the memory section during a write operation, and the other is a data signal RPCN
12 indicative of the number of pixel clocks (i.e., the pixel clock per one horizontal line according to the
13 resolution of the LCD supporting display mode) required to read video information of one horizontal
14 line from the memory section during a read operation. If VGA mode is supported by the host 10,
15 each value of data signals WPCN and RPCN is determined in the range of 1000 to 2500 in
16 accordance with the horizontal and vertical frequencies. If SVGA mode is supported by the host 10,
17 each value of data signals WPCN and RPCN is determined in the range of 1000 to 2000 in
18 accordance with the horizontal and vertical frequencies.

19 As described above, microcomputer 100 detects the pixel number of the video signal (i.e., the

1 resolution of the video signal) from the host by using the horizontal and vertical synchronization
2 signals and compares the pixel number detected thus (i.e., the detected resolution) with the
3 predetermined reference pixel number (i.e.,-, the predetermined reference resolution).

4 Clock generator 102 comprises two PLL circuits 104 and 106 which are respectively
5 initialized by the signals WPCN and RPCN from microcomputer 100. PLL circuits 104 and 106
6 generate the write and read dot clock signals W_Dclk and R_Dclk for the memory write and read
7 operations, respectively. Clock signals W_Dclk and R_Dclk have frequencies corresponding to the
8 signals WPCN and RPCN in synchronization with horizontal output signal Hout.

9 Horizontal output generator 108 generates horizontal output signal Hout by using the vertical
10 synchronization signal Vsync from the host, first and second data signals TA, PW from
11 microcomputer 100, and the read clock R_Dclk from PLL 106, as will be discussed later with respect
12 to Fig. 12.

13 As shown in Fig. 5, the video signal converting apparatus of the present invention has a
14 memory section 110 and an ADC circuit 116 which is provided to convert an analog video signal of
15 serial format (i.e., analog RGB color signals) into a digital video signal of parallel format (i.e., digital
16 RGB color data signals). Memory section 110, which is provided between ADC circuit 116 and LCD
17 driver 40, has three memory blocks 112a, 112b and 112c corresponding respectively to signals of R,
18 G and B and an output selector 114. Each of memory blocks 112a, 112b and 112c has at least three

1 line memories.

2 The analog video signal from the host is sampled by ADC circuit 116 in synchronization with
3 the write clock signal W_Dclk having a frequency which is determined by a difference between the
4 resolution of the analog video signal detected by microcomputer 100 and the resolution supported
5 by the LCD panel. That is, ADC circuit 116 is provided to convert a serial video signal for the CRT
6 display apparatus of the host into a parallel video signal for the LCD device.

7 Horizontal synchronization signal Hsync is also referred to as Hin. Horizontal synchronization
8 signal Hin, clock signals W_Dclk and R_Dclk from clock generator 102 and horizontal output signal
9 Hout from the horizontal output generator 108 are supplied to a memory controller 118. Memory
10 controller 118 has, as shown in Fig. 5, a flag circuit 120, a memory selection control circuit 128 and
11 a memory operation control circuit 130. Memory controller 118 is provided to control the write
12 operation of memory section 110 in response to horizontal synchronization signal Hin as well as a
13 write pixel clock signal W_Dclk, and to control the read operation of memory section 110 in response
14 to the horizontal output signal Hout and the read pixel clock signal R_Dclk.

15 Flag circuit 120 generates flag signals indicative of the respective line memories for carrying
16 out the write and read operations in each memory block in a predetermined order. Memory selection
17 control circuit 128 generates memory write and read selection signals W_Sel and R_Sel, which are
18 utilized to prevent the simultaneous occurrence of write and read operations in any one line memory

1 of each memory block and to select line memories for carrying out the write and read operations
2 separately. Memory operation control circuit 130 is provided to manage the write and read
3 operations of the line memories in each memory block in response to the memory selection signal
4 W_Sel. Memory operation control circuit 130 controls an access operation (i.e., write and read
5 operations) to the line memories constituted by the respective memory block by means of memory
6 selector 128.

7 In this embodiment, the horizontal output generator 108, the memory section 110 and the
8 memory controller 118 may be constituted by a single chip. Thus, the signal converting apparatus
9 has a compact structure.

10 Referring again to Fig. 5, memory 110 has three memory blocks 112a, 112b and 112c, and
11 an output selection circuit 114 constituted by three 3 X 1 multiplexers 114a, 114b and 114c
12 corresponding to each memory block.

13 Fig. 6 shows the connection of one of the memory blocks 112a, 112b and 112c, between one
14 of the multiplexers 114a, 114b and 114c, and memory operation control circuit 130, as shown in Fig.
15 5. The other two memory blocks of Fig. 5 are connected to the memory operation control circuit 130
16 in the same manner as shown in Fig. 6. Each of memory blocks 112a, 112b and 112c has three line
17 memories LM0, LM1 and LM2. Each of the line memories have at least 1344 words X 8 bits of
18 storage capacity. Memory operation control circuit 130 comprises a write/read control 132, an

1 address generator 134, an address selector 136 and a pixel clock selector 138. Write/read control
2 132 controls the write and read operations of line memories LM0, LM1 and LM2 of each memory
3 block in response to the write memory selection signal W_Sel from memory selection control circuit
4 128. Address generator 134 generates write/read addresses W_Add and R_Add for memory write
5 and read operations in response to horizontal synchronization signal Hin and horizontal output signal
6 Hout. Address selector 136 selectively provides the write and read addresses W_Add and R_Add
7 to the line memories LM0, LM1 and LM2 of each memory block in response to the output of
8 write/read control section 132. Pixel clock selector 138 is selectively controlled by the output of the
9 write/read control section 132, and selectively provides the write and read pixel clocks W_Dclk and
10 R_Dclk to line memories LM0, LM1 and LM2 of each memory block.

11 Fig. 7 shows an example of output selection circuit 114a, 114b or 114c shown in Fig. 6.
12 Referring to Fig. 7, three input terminals of 3 X 1 multiplexer 114a, 114b or 114c are connected to
13 each of the data output ports (not shown) of line memories LM0, LM1 and LM2, and selectively
14 outputs any of data from line memories LM0, LM1 and LM2 in response with to read memory
15 selection signal R_Sel, *i.e.*, R_Sel0 and R_Sel1, output by memory selection control circuit 128. The
16 outputs Rout, Gout and Bout of each of the multiplexers 114a, 114b and 114c are supplied to LCD
17 driving circuit 40.

18 If the mode signals of lower resolution than that of the corresponding LCD device are fed to
19 the LCD control unit of the example from the host, the write and read operations of line memories

1 LM0, LM1 and LM2 of each respective memory block 112a, 112b and 112c are carried out as
2 follows.

3 In relation to each of the color signals, the memory write operation is carried out in
4 synchronization with the horizontal synchronization signal Hin, and the memory read operation is
5 carried out in synchronization with the horizontal output signal Hout. The memory write operation
6 starts in the line memory LM0 of each memory block, the memory read operation starts in the line
7 memory LM2 of each memory block, and the line memories of each memory block are selected in
8 rotation for the write/read operation of each memory block. However, when a line memory during
9 the write operation is required for a read operation, the read operation of the line memory which has
10 just completed the previous read operation must be carried out once more.

11 Fig. 8 illustrates the write and read operations of the line memories in each memory block
12 when the VGA mode signals are fed to the LCD device capable of supporting XGA mode. As shown
13 in Fig. 8, the VGA mode color signals of 5 lines are converted into the XGA mode color signals of
14 8 lines. When the conversion of the color signals begins, the write operation is carried out in a first
15 line memory LM0 of the line memories, and the read operation in a second line memory LM2. After
16 the read operation of line memory LM2, the read operation of line memory LM0 must follow, but,
17 as shown in Fig. 8, line memory LM0 is continuously carrying out the write operation at the time t1,
18 e.g. at the time the read operation of line memory LM2 is nearly completed. Thus, after the
19 completion of the read operation of line memory LM2, the read operation which is previously carried
20 out must be repeated once more in line memory LM2 so as to carry out the read operation of line

1 memory LM0. At time t2, e.g. when the read operation of the second line memory LM2 is nearly
2 completed, line memory LM1 is continuously carrying out the write operation. Accordingly, if a
3 second read operation of the line memory LM2 is completed, a third read operation is carried out in
4 line memory LM0, as shown in Fig. 8. Also, after the third read operation carried out through line
5 memory LM0, a fourth read operation must be carried out in line memory LM1, but, line memory
6 LM1 is continuously carrying out the write operation even after time t3, e.g. at the time the fourth
7 read operation starts. Thus, the third read operation which is previously carried out in line memory
8 LM0 must be repeated once more after the completion of the third read operation.

9 As described above, subsequent write and read operations are carried out such that the write
10 and read operations are not be generated simultaneously for the same line memory. The write
11 operation is carried out five times and the read operation eight times until time t4, as shown in Fig.
12 8. Thus, if the color signals R, G and B corresponding to five horizontal lines are fed from ADC
13 circuit 116 to their respective memory blocks, the color signals corresponding to eight horizontal lines
14 are generated from the corresponding memory block. This means that the ratio of the input line
15 number to the output line number of each memory block is 1:1.6. Ultimately, a VGA mode signal
16 as an input signal of the memory blocks is converted into a XGA mode output signal of the memory
17 blocks.

18 Fig. 9 illustrates the operations of the line memories when SVGA mode signals are fed to the
19 LCD device according to the present invention. In Fig. 9, if the color signals corresponding to five

1 lines are written into each of the memory blocks, the color signals corresponding eight lines are read
2 from the corresponding memory blocks according to the stated memory write/read processes. Thus,
3 the SVGA mode color signals of four lines are converted into the XGA mode color signals of five
4 lines.

5 Fig. 10 illustrates PLL circuit 104 or PLL circuit 106 in clock generator 102. Each PLL
6 circuit comprises a phase detector 104, a low pass filter 142, a voltage controlled oscillator (VCO)
7 144 and a divider 146. Divider 106 in PLL circuit 104, for a memory write operation, receives data
8 signal WPCN from microcomputer 100 and generates a reference signal WHref. Phase detector 140
9 generates a DC voltage signal capable of being varied in accordance with a phase difference between
10 horizontal synchronization signal Hsync from the host and reference signal WHref. The DC voltage
11 signal is provided to low pass filter 142 so that noises contained in the voltage signal are filtered out.
12 VCO 144 generates, as shown in Fig. 11, an in-phase clock signal as the clock signal W_Dclk. The
13 in-phase clock signal has the frequency corresponding to the level of the DC voltage signal applied
14 through low pass filter 142. Divider 106 in PLL circuit 106, for a memory read operation, receives
15 data signal RPCN from microcomputer 100 and a reference signal RHref. Phase detector 140
16 generates a DC voltage signal capable of being varied in accordance with a phase difference between
17 horizontal synchronization signal Hsync from the host and reference signal RHref. The DC voltage
18 signal is provided to low pass filter 142 so that noises contained in the voltage signal are filtered out.
19 VCO 144 generates, as shown in Fig. 11, an in-phase clock signal as the clock signal R_Dclk. The
20 in-phase clock signal has the frequency corresponding to the level of the DC voltage signal applied

1 through low pass filter 142.

2 With reference to Fig. 12, horizontal output generator 108 has a down counter 148, two
3 comparators 150 and 152 and a JK flip-flop 154. Down counter 148 is enabled to load first data
4 signal TA <10:0> of eleven bits from microcomputer 100 in response to vertical synchronization
5 signal Vsync. When down counter 148 has an output count value of zero during Vsync, first data
6 signal TA is loaded therein. Down counter 148 then counts down from the loaded values at each
7 rising edge of read pixel clock R_Dclk. Comparator 150 outputs a high level signal, when the value
8 of first data signal TA is equal to the output count value of down counter 148. At that time, a low
9 level signal is fed from the negative output terminal \bar{Q} of JK flip-flop 154, as shown by PW in Fig.
10 13. Comparator 152 outputs a high level signal, when the value of the three least significant bits of
11 the output count value of down counter 148 is equal to the value of three bit second data signal PW
12 <2:0> from microcomputer 100. At this time, the \bar{Q} output of JK flip-flop 154 is inverted to high
13 level, as shown in Fig. 13. When down counter counts down to zero, first data signal TA <10:0> is
14 again loaded into down-counter 148 while enabled by Vsync, at which time comparator 150 again
15 outputs a high level signal, and the \bar{Q} output of JK flip-flop 154 is again a low level, as shown in Fig.
16 13.

17 In the flag circuit 120 shown in Fig. 14, the write flag generator 124 for generating flags Fa,
18 Fb and Fc for write operation has identical construction to the read flag generator 126 for generating
19 flags Fd, Fe and Ff for read operation. That is, each of the flag generators 124 and 126 has an AND

1 gate and a rotating shift register composed of three D flip-flops. But, the horizontal synchronization
2 signal Hin is fed to one input terminal of AND gate 156 of write flag generator 124, and the
3 horizontal output signal Hout is fed to one input terminal of AND gate 164 of read flag generator
4 126. An enable signal at active high is provided by a voltage source Vcc to the other input terminal
5 of AND gate 156, and an enable signal provided to the other input terminal of AND gate 164 is
6 provided by memory selection control 128 as will be discussed later. Reset signals at active low are
7 provided from microcomputer 100 to each of the flag generators 124 and 126. The reset signal fed
8 to flag generator 124 is fed to the set terminal of a flip-flop 158 and the reset terminal of flip-flops
9 160 and 162, the reset signal fed to flag generator 126 is fed to the set terminal of flip-flop 166 and
10 the reset terminal of flip-flops 168 and 170. Flags Fa and Ff have a high level and flags Fb, Fc, Fd
11 and Fe have a low level, when the respective reset signals have a low level. When the enable signal
12 is at high level and the reset signal is at high level, each of the outputs of the flag generators 124 and
13 126 are respectively shifted in response to the leading edges of horizontal synchronization signal Hin
14 and the leading edges of horizontal output signal Hout. The flags are provided to memory selection
15 control 128, and as a result, the line memory write operation and the line memory read operation are
16 synchronized with the horizontal synchronization signal Hin and the horizontal output signal Hout,
17 respectively and designated in rotation.

18 Memory selection control circuit 128 is shown in further detail in Fig. 15. Memory selection
19 control circuit 128 has a selection error supervisor section 172, a cyclic error supervisor section 174
20 and a control signal output section 176.

1
2 Selection error supervisor section 172 has an inverter 178 inverting horizontal output signal
3 Hout, D flip-flops 180, 182 and 184 receiving the read flags Ff, Fd and Fe respectively at their D
4 input terminal and latching them in synchronization with the output of the inverter 178 received at
5 their clock input terminals, and a comparator for comparing read flags Ff, Fd and Fe with the write
6 flags Fa, Fb and Fc, respectively, to determine whether the read flag is identical with the write flag.
7 The comparator has the combination of AND gates 186, 188 and 190 and a NOR gate 192. As
8 shown in Fig. 15, write flag signals Fc and Fb are respectively used as write memory selection signals
9 W_Sel0 and W_Sel1, and read flag signals Ff and Fe are respectively used as read memory selection
10 signals R_Sel0 and R_Sel1. Write memory selection signals W_Sel0 and W_Sel1 and read memory
11 selection signals R_Sel0 and R_Sel1 from supervisor section 172 are fed to memory operation control
12 circuit 130 and output selection circuit 114, respectively. Table 3 and Table 4 show the selection of
13 the line memories in each memory block as write and read memories in response to the write memory
14 selection signals W_Sel0 and W_Sel1 and the read memory selection signals R_Sel0 and R_Sel1.

15 **<Table 3>**

16

17

18

19

20

2250

W_Sel1	W_Sel0	Line Memory for Write Operation
L	L	LM0
H	L	LM1
L	H	LM2

1

<Table 4>

	R_Sell	R_Se10	Line Memory for Read Operation
2	L	L	LM0
3	H	L	LM1
4	L	H	LM2

6 In the meantime, selection error supervisor section 172 predicts whether a line memory is
7 selected to perform its read operation before the write operation of the line memory is completed, and
8 generates a read flag control signal RFC1 to disable read flag generator 126 when the line memory
9 is selected for the next read operation. As shown in Fig. 16, the selection of line memory for the
10 write operation is decided at the rising edge of the horizontal synchronization signal Hin, and the
11 selection of line memory for the read operation is decided at the falling edge of the horizontal output
12 signal Hout. For example, the line memory for the write operation is decided at time t1 during the
13 range of time $t1 < t < t4$ and the line memory for the read operation is decided at time t2 during the
14 range of time $t3 < t < t5$. At time t2, if the line memory for the next read operation is just the line
15 memory during the present write operation, selection error supervisor section 172 generates the read
16 flag control signal RFC1 of low level. Thus, read flag generator 126 is disabled and its outputs are
17 not rotate-shifted. As a result, the line memory carrying out the present read operation is used for
18 the next read operation once more. In the meantime, at the time t2, if the line memory for the next
19 read operation is not the line memory during the present write operation, selection error supervisor
20 section 172 generates the read flag control signal RFC1 of high level. Thus, read flag generator 126

1 is enabled and the outputs of read flag generator 126 are rotatively shifted. As a result, the line
2 memory, which has to be operated next to the line memory carrying out the read operation, is selected
3 to carry out the following read operation.

4 As shown in Fig. 15, cyclic error supervisor section 174 has a counter circuit composed of
5 D flip-flops 194, 196 and 198, a counting range control circuit composed of an AND gate 200 and
6 OR gates 202 and 204, a reset circuit 206 composed of a single AND gate 206, and a read flag
7 control circuit 208 composed of a single NOR gate 208. Counting range control circuit 200, 202 and
8 204 controls the output range of counter circuit 194, 196 and 198 in response to a first mode display
9 signal MD1 from microcomputer 100. The reset circuit 206 receives the reset signal and second
10 mode display signal MD2 which are supplied from microcomputer 100, and thus allows counter
11 circuit 194, 196 and 198 to be reset, when a XGA mode signal is fed to the LCD device. Read flag
12 control circuit 208 generates a read flag control signal RFC2 to enable read flag generator 126 shown
13 in Fig. 14.

14 In this embodiment, read flag control circuit 208 generates read flag control signal RFC2 to
15 enable read flag generator 126 to be activated, when the outputs of counter circuit 194, 196 and 198
16 are totally indicative of a decimal value "5" if the LCD device according to this embodiment receives
17 a VGA mode signal, or when the outputs of counter circuit 194, 196 and 198 are totally indicative
18 of a decimal value "8" if the LCD device receive a SVGA mode signal. In detail, if cyclic error
19 supervisor section 174 receives a VGA mode signal, read flag control signal RFC2 is generated

1 whenever the outputs of counter circuit 194, 196 and 198 indicate a decimal number "5". And if
2 cyclic error supervisor section 174 receives a SVGA mode signal, read flag control signal RFC2 is
3 generated whenever the outputs of the counter circuit 194, 196 and 198 indicate a decimal number
4 "8". This read flag control signal RFC2 is utilized to prevent horizontal synchronization signal Hin
5 and horizontal output signal Hout from being matched. If these signals Hin and Hout are
6 synchronously matched, the LCD controller may malfunction.

7 Control signal output section 176 comprises an OR gate having two input terminals for
8 receiving the output signal RFC1 of selection error supervisor section 172 and the output signal
9 RFC2 of cyclic error supervisor section 174, respectively, and an output terminal connected to an
10 enable terminal of read flag generator 126. If the output signal of control signal output section 176
11 is at low level, read flag generator 126 is disabled. At this time, even though horizontal output signal
12 Hout is input, the outputs of read flag generator 126 are not rotatively shifted. However, if the
13 output signal of control signal output section 176 is at high level, read flag generator 126 is enabled.
14 At this time, the outputs of read flag generator 126 are rotatively shifted in response to a horizontal
15 output signal Hout of high level.

16 Fig. 16 is a timing diagram for explaining the selecting operation of the line memories for the
17 read operation by means of memory operation control circuit 130, shown in Fig. 17, during the write
18 operation.

1 In the memory operation control circuit 130 shown in Fig. 17, a write/read control section
2 132 has invertors 212, 214, 216 and 218, and AND gates 222, 224 and 226. First, as shown in Table
3 3, if the signal W_Sel0 is at "L", i.e., low level and the signal W_Sel1 is at "L" in each of the memory
4 blocks, line memory LM0 is at a write enable state and line memories LM1 and LM2 all are at a read
5 enable state. Next, if the signal W_Sel0 is at "L" and the signal W_Sel1 is at "H", i.e., high level, line
6 memory LM1 is at the write enable state and line memories LM0 and LM2 all are at the read enable
7 state. Finally, if W_Sel0 is at "H" and W_Sel1 is at "L," line memory LM2 is a write enable state and
8 line memories LM0 and LM1 all are at a read enable state. Also, an address generator 134 has a
9 write address generator 228 and a read address generator 230. Write address generator 228 is reset
10 in response to horizontal synchronization signal Hin, and operated in synchronization with write pixel
11 clock signal W_Dclk to generate an address W_Add for the write operation. And read address
12 generator 230 is initialized in response to horizontal output signal Hout, and operated in
13 synchronization with read pixel clock signal R_Dclk to generate an address R_Add for the read
14 operation. Write address generator 228 and read address generator 230 are each composed of an
15 up-counter.

16 An address selector 136 has three 2 X 1 multiplexers 232, 234 and 236, each of which has
17 two input terminals for receiving the write and read addresses W_Add and R_Add respectively. Line
18 memories LM0, LM1 and LM3 of each memory block receive the outputs of multiplexers 232, 234
19 and 236, respectively. The selection control terminals of multiplexers 232, 234 and 236 receive the
20 outputs of AND gates 222, 224 and 226 in the write/read control section 132, respectively. Line

1 memories LM0, LM1 and LM2 of each memory block selectively receive write addresses W_Add
2 or read addresses R_Add via multiplexers 232, 234 and 236 in response to the outputs of AN?D gates
3 222, 224 and 226 of the write/read control section 132.

4 Additionally, a pixel clock selector 138 comprises three 2 X 1 multiplexers 238, 240 and 242,
5 each which has two input terminals for receiving the write and read pixel clocks W_Dclk, R_Dclk
6 respectively. Line memories LM0, LM1 and LM3 of each memory block receive the outputs of
7 multiplexers 238, 240 and 242, respectively. The selection control terminals of multiplexers 238, 240
8 and 242 receive the outputs of AND gates 222, 224 and 226 of write/read control section 132,
9 respectively. Line memories LM0, LM1 and LM2 of each memory block selectively receive the write
10 pixel clock W_Dclk and read pixel clock R_Dclk via multiplexers 238, 240 and 242 in response to
11 the outputs of AN?D gates 222, 224 and 226 of the write/read control section 132.

12 As described above, even though a high-resolution supporting display device having a video
13 signal converting apparatus according to the present invention receives a low-resolution video signal
14 from a host, an image corresponding to the video signal can be displayed on the entire screen of the
15 display device by means of the video signal converting apparatus.

16 Although the present invention has been described in terms of a color signal of eight bits in
17 the above preferred embodiment, it will be understood that various other modifications, for example
18 an embodiment regarding a color signal of sixteen bits or more, will be apparent to and can be readily

1 made by those skilled in the art without departing from the scope and spirit of this invention.

Accordingly, it is not intended that the scope of the claims appended hereto be limited to the description as set forth herein, but rather that the claims be construed as encompassing all the features of patentable novelty that reside in the present invention, including all features that would be treated as equivalents thereof by those skilled in the art which this invention pertains.

2025 RELEASE UNDER E.O. 14176